TECHNISCHE UNIVERSITÄT MÜNCHEN FAKULTÄT FÜR INFORMATIK



Programming Languages

Concurrency: Memory Consistency

Dr. Michael Petter Winter term 2019



Thread A

void foo(void) {
 a = 1;
 b = 1;
}

Thread B

```
void bar(void) {
  while (b == 0) {};
  assert (a==1);
}
```

Intuition: the assertion will never fail



Thread A void foo(void) { a = 1; b = 1; }

Thread B

```
void bar(void) {
   while (b == 0) {};
   assert (a==1);
}
```

Intuition: the assertion will never fail

Real execution: given enough tries, the assertion may eventually fail

→ in need of defining a *Memory Model*

Memory Models



Memory interactions behave differently in presence of

- multiple concurrent threads
- data replication in hierarchical and/or distributed memory systems
- deferred communication of updates

Memory Models are a product of negotiating

- restrictions of freedom of implementation to guarantee race related properties
- establishment of freedom of implementation to enable program and machine model optimizations

---> Modern Languages include the memory model in their language definition

Strict Consistency



Motivated by sequential computing, we intuitively implicitely transfer our idea of semantics of memory accesses to concurrent computation. This leads to our idealistic model *Strict Consistency*:

Definition (Strict consistency)

Independently of which process reads or writes, the value from the most recent write to a location is observable by reads from the respective location immediately *after* the write occurs.

Although idealistically desired, practically not existing

- △ absolute global time problematic
- \triangle physically not possible

 \rightsquigarrow strict consistency is too strong to be realistic

Abandoning absolute time

Thread A

```
void foo(void) {
    a = 1;
    b = 1;
}
```

Thread B

```
void bar(void) {
  while (b == 0) {};
  assert(a == 1);
}
```

- initial state of a and b is 0
- A writes a before it writes b
- B should see b go to 1 before executing the assert statement
- the assert statement should always hold
- Still, *any* of the following may happen:



---- Idea: state correctness in terms of what event may happen before another one



Happend-Before Relation and Diagram

Events in a Distributed System



A process as a series of events [Lam78]: Given a distributed system of processes P, Q, R, \ldots , each process P consists of events $\bullet p_1, \bullet p_2, \ldots$

Events in a Distributed System



A process as a series of events [Lam78]: Given a distributed system of processes P, Q, R, \ldots , each process P consists of events $\bullet p_1, \bullet p_2, \ldots$ Example:



- event • p_i in process *P* happened before • p_{i+1}
- if •*p_i* is an event that sends a message to *Q* then there is some event •*q_j* in *Q* that receives this message and •*p_i* happened before •*q_j*

The Happened-Before Relation



Definition

If an event *p* happened before an event *q* then $p \rightarrow q$.

The Happened-Before Relation



Definition

If an event *p* happened before an event *q* then $p \rightarrow q$.

Observe:

- \rightarrow is partial (neither $p \rightarrow q$ or $q \rightarrow p$ may hold)
- \rightarrow is irreflexive ($p \rightarrow p$ never holds)
- \rightarrow is transitive ($p \rightarrow q \land q \rightarrow r$ then $p \rightarrow r$)
- \rightarrow is asymmetric (if $p \rightarrow q$ then $\neg(q \rightarrow p)$)
- \rightsquigarrow the \rightarrow relation is a *strict partial order*

Concurrency in Happened-Before Diagrams



Let $a \not\rightarrow b$ abbreviate $\neg(a \rightarrow b)$.

Definition

Two distinct events *p* and *q* are said to be *concurrent* if $p \not\rightarrow q$ and $q \not\rightarrow p$.



• $p_1 \rightarrow r_4$ in the example

• p_3 and q_3 are, in fact, concurrent since $p_3 \not\rightarrow q_3$ and $q_3 \not\rightarrow p_3$



Let *C* be a *logical clock* i.e. *C* assigns a *globally unique* time-stamp C(p) to each event *p*.

Definition (Clock Condition)

Function C satisfies the *clock condition* if for any events p, q

$$p \rightarrow q \implies C(p) < C(q)$$

nun

Let C be a *logical clock* i.e.C assigns a *globally unique* time-stamp C(p) to each event p.

Definition (Clock Condition)

Function C satisfies the *clock condition* if for any events p, q

$$p \rightarrow q \implies C(p) < C(q)$$

For a distributed system the *clock condition* holds iff:

- p_i and p_j are events of P and $p_i \rightarrow p_j$ then $C(p_i) < C(p_j)$
- ② *p* is the sending of a message by process *P* and *q* is the reception of this message by process *Q* then C(p) < C(q)

nun

Let C be a *logical clock* i.e.C assigns a *globally unique* time-stamp C(p) to each event p.

Definition (Clock Condition)

Function C satisfies the *clock condition* if for any events p, q

$$p \rightarrow q \implies C(p) < C(q)$$

For a distributed system the *clock condition* holds iff:

- p_i and p_j are events of P and $p_i \rightarrow p_j$ then $C(p_i) < C(p_j)$
- *p* is the sending of a message by process *P* and *q* is the reception of this message by process *Q* then *C*(*p*) < *C*(*q*)
- \rightarrow a logical clock *C* that satisfies the clock condition describes a *total order* a < b (with C(a) < C(b)) that *embeds* the strict partial order \rightarrow

Let C be a *logical clock* i.e.C assigns a *globally unique* time-stamp C(p) to each event p.

Definition (Clock Condition)

Function C satisfies the *clock condition* if for any events p, q

$$p \rightarrow q \implies C(p) < C(q)$$

For a distributed system the *clock condition* holds iff:

- p_i and p_j are events of P and $p_i \rightarrow p_j$ then $C(p_i) < C(p_j)$
- *p* is the sending of a message by process *P* and *q* is the reception of this message by process *Q* then *C*(*p*) < *C*(*q*)

 \rightarrow a logical clock *C* that satisfies the clock condition describes a *total order* a < b (with C(a) < C(b)) that *embeds* the strict partial order \rightarrow

The *set* defined by all *C* that satisfy the clock condition is exactly the *set* of executions possible in the system.

 \leadsto use the process model and \rightarrow to define better consistency model

Defining C Satisfying the Clock Condition



Given:



Defining C Satisfying the Clock Condition



Given:



Summing up Happened-Before Relations



We can model concurrency using processes and events:

- there is a happened-before relation between the events of each process
- there is a *happened-before* relation between communicating events
- happened-before is a strict partial order
- a clock is a total strict order that embeds the *happened-before* partial order

Memory Consistency Models based on the Happened-Before Relation

Happened-Before Based Memory Models



Idea: use happened-before diagrams to model more relaxed memory models.

Given a path through each of the threads of a program:

- consider the actions of each thread as events of a process
- use more processes to model memory
 - here: one process per variable in memory
- ~> concisely represent some interleavings

Happened-Before Based Memory Models



Idea: use happened-before diagrams to model more relaxed memory models.

Given a path through each of the threads of a program:

- consider the actions of each thread as events of a process
- use more processes to model memory
 - here: one process per variable in memory
- ~> concisely represent some interleavings

→ We establish a model for *Sequential Consistency*.

Sequential Consistency

Definition (Sequential Consistency Condition [Lam78])

The result of any execution is the same as if the memory operations

- of each individual processor appear in the order specified by its program
- of all processors joined were executed in some sequential order

Sequential Consistency applied to Multiprocessor Programs:

Given a program with n threads,

- for fixed event sequences p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and p_0^n, p_1^n, \ldots keeping the program order,
- 2 executions obeying the clock condition on the p_j^i ,
- all executions have the same result

Yet, in other words:

- • defines the *execution path* of each thread
- each execution mentioned in ② is one *interleaving* of processes
- • declares that the result of running the threads with these interleavings is always the same.



Working with Sequential Consistency

MM

Sequential Consistency in Multiprocessor Programs:

Given a program with n threads,

- for fixed event sequences p_0^1, p_1^1, \ldots and p_0^2, p_1^2, \ldots and p_0^n, p_1^n, \ldots keeping the program order,
- 2 executions obeying the clock condition on the p_j^i ,
- all executions have the same result

Idea for showing that a system is *not* sequentially consistent:

- pick a result obtained from a program run on a SC system
- pick an execution ③ and a total ordering of all operations ③
- add extra processes to model other system components
- ullet the original order ullet becomes a partial order o
- show that total orderings C' exist for \rightarrow for which the result differs

Sequential Consistency: Formal Spec [SHW11, p. 25]



Definition (Sequential Consistency)

 $igodoldsymbol{0}$ Memory operations in program order (\leq) are embedded into the memory order (\sqsubseteq)

 $\operatorname{Op}_{i}[a] \leq \operatorname{Op}_{i}[b]' \Rightarrow \operatorname{Op}_{i}[a] \sqsubseteq \operatorname{Op}_{i}[b]'$

2 A load's value is determined by the latest write wrt. memory order

$$val(Ld_i[a]) = val(St_j[a] | St_j[a] = max ({St_k[a] | St_k[a] \sqsubseteq Ld_i[a]})$$

with

- Op_i[a] any memory access to address a by CPU i
- Ld_i[a] a load from address a by CPU i
- St_i[a] a store to address a by CPU i
- Program order \leq being specified by the control flow of the programs executed by their associated CPUs; only orders operations on the same CPU

TUN

Weakening the Model

Observation: more concurrency possible, if we model each memory location separately, i.e. as a different process



Sequential consistency still obeyed:

- \bullet the accesses of foo to a occurs before ${\tt b}$
- the first two read accesses to b are in parallel to a=1

Conclusion: There is no observable change if accesses to different memory locations can happen in parallel.

Benefits of Sequential Consistency

- concisely represent *all* interleavings that are due to variations in timing
- synchronization using time is uncommon for software
- \rightsquigarrow a good model for correct behaviors of concurrent programs
- → program results besides SC results are undesirable (they contain *races*)

Benefits of Sequential Consistency

TUM

- concisely represent all interleavings that are due to variations in timing
- synchronization using time is uncommon for software
- → a good model for correct behaviors of concurrent programs
- → program results besides SC results are undesirable (they contain *races*)

Realistic model for simple hardware architectures:

- sequential consistency model suitable for concurrent processors that acquire *exclusive* access to memory
- processors can speed up computation by using *caches* and still made to maintain sequential consistency

Benefits of Sequential Consistency

TUM

- concisely represent all interleavings that are due to variations in timing
- synchronization using time is uncommon for software
- → a good model for correct behaviors of concurrent programs
- → program results besides SC results are undesirable (they contain *races*)

Realistic model for simple hardware architectures:

- sequential consistency model suitable for concurrent processors that acquire *exclusive* access to memory
- processors can speed up computation by using *caches* and still made to maintain sequential consistency

Not realistic for elaborate hardware with out-of-order stores:

 what other processors see is determined by complex optimizations to cacheline management

 \rightsquigarrow internal workings of caches

Introducing Caches: The MESI Protocol

Introducing Caches

Idea: each cache line one process



Observations:

A naive replication of memory in cache lines creates *incoherency*

Cache Coherency: Formal Spec [SHW11, p. 14]



Definition (Cache Coherency)

() Memory operations in program order (\leq) are embedded into the memory order (\sqsubseteq)

 $\operatorname{Op}_{i}[a] \leq \operatorname{Op}_{i}[a]' \Rightarrow \operatorname{Op}_{i}[a] \sqsubseteq \operatorname{Op}_{i}[a]'$

A load's value is determined by the latest write wrt. memory order

$$val(Ld_i[a]) = val(St_j[a] | St_j[a] = max ({St_k[a] | St_k[a] \sqsubseteq Ld_i[a]})$$

- This definition superficially looks close to the definition of SC except that it covers only singular memory locations instead of all memory locations accessed in a program
- Caches and memory can communicate using messaging, following some particular protocol to establish cache coherency (~> Cache Coherence Protocol)



Processors use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states *M*, *E*, *S*, *I*:



Processors use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states M, E, S, I:

I: it is invalid and is ready for re-use



Processors use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states M, E, S, I:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared



Processors use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states M, E, S, I:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared
- *E:* the content is in no other cache; it is *exclusive* to this cache and can be overwritten without consulting other caches
The MESI Cache Coherence Protocol: States [PP84]



Processors use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states M, E, S, I:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared
- *E:* the content is in no other cache; it is *exclusive* to this cache and can be overwritten without consulting other caches
- *M:* the content is exclusive to this cache and has furthermore been *modified*

The MESI Cache Coherence Protocol: States [PP84]



Processors use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states *M*, *E*, *S*, *I*:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared
- *E:* the content is in no other cache; it is *exclusive* to this cache and can be overwritten without consulting other caches
- *M*: the content is exclusive to this cache and has furthermore been *modified*

→ the global state of cache lines is kept consistent by sending *messages*

The MESI Cache Coherence Protocol: Messages

Moving data between caches is coordinated by sending messages [McK10]:

- Read: sent if CPU needs to read from an address
- *Read Response:* when in state E or S, response to a *Read* message, carries the data for the requested address
- Invalidate: asks others to evict a cache line
- *Invalidate Acknowledge:* reply indicating that a cache line has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")
- *Writeback: Read Response* when in state M, as a side effect noticing main memory about modifications to the cacheline, changing sender's state to S

We mostly consider messages between processors. Upon *Read Invalidate*, a processor replies with *Read Response/Writeback* before the *Invalidate Acknowledge* is sent.





MESI Example



Consider how the following code might execute:

Thread A	Thread B	
a = 1; // A.1 b = 1; // A.2	<pre>while (b == 0) {}; assert(a == 1);</pre>	// B.1 // B.2

- in all examples, the initial values of variables are assumed to be 0
- suppose that a and b reside in different cache lines
- assume that a cache line is larger than the variable itself
- we write the content of a cache line as
 - Mx: modified, with value x
 - Ex: exclusive, with value x
 - Sx: shared, with value x
 - I: invalid

MESI Example (I)



Thread A	
a = 1;	// A.1
b = 1;	// A.2

Thread B					
while	(b	==	0) {};		B.1
assert	(a		1);		B.2

statement	CP	UA	CF	PUB	RA	١M	message
	а	b	а	b	а	b	
A.1	I	I	1	I	0	0) read invalidate of a from CPU A
	T	I	1	I	0	0) invalidate ack. of a from CPU B
	T	I	1	I	0	0) read response of a=0 from RAM
B.1	M 1	I	1	I	0	0	read of b from CPU B
	M 1	I	1	I	0	0	read response with b=0 from RAM
B.1	M1	I I	1	E0	0	0	¥-
A.2	M 1	I	1	E0	0	0) read invalidate of b from CPU A
	M 1	1 I	1	E0	0	0) read response of b=0 from CPU B
	M 1	S 0	1	S0	0	0	\int invalidate ack. of b from CPU B
	M 1	M1	1	1	0	0	× .

MESI Example (II)



Thread A	
a = 1;	// A.1
b = 1;	// A.2

Thread B						
while assert	(b (a	==	0) 1);	{};	 	В.1 В.2

statement	CP	UA	CP	UВ	RA	٩M	message
	а	b	а	b	а	b	
B.1	M 1	M 1	I	Ι	0	0) read of b from CPU B
	M 1	M 1	1	Т	0	0	write back of b=1 from CPU A
B.2	M 1	S 1	1	S1	0	1	read of a from CPU B
	M 1	S 1	1	S1	0	1	write back of a=1 from CPU A
	S 1	S 1	S 1	S1	1	1	¥.
:	÷	:	:	÷	÷	÷	÷
A.1	S 1	S 1	S 1	S1	1	1) invalidate of a from CPU A
	S 1	S 1	1	S1	1	1	invalidate ack. of a from CPU B
	M 1	S 1	1	S1	1	1	¥

MESI Example: Happened Before Model



Idea: each cache line one process, A caches b=0 as E, B caches a=0 as E



Observations:

ullet each memory access must complete before executing next instruction \leadsto add edge

MESI Example: Happened Before Model



Idea: each cache line one process, A caches b=0 as E, B caches a=0 as E



Observations:

• each memory access must complete before executing next instruction ---- add edge

• second execution of test b==0 stays within cache \rightsquigarrow no traffic

Summary: MESI Cache Coherence Protocol



Sequential Consistency:

- specifies that the system must appear to execute all threads' loads and stores to all memory locations in a total order that respects the program order of each thread
- a characterization of well-behaved programs
- a model for differing speed of execution
- for fixed paths through the threads *and* a total order between accesses to the same variables: executions can be illustrated by a happened-before diagram with one process per variable

Cache Coherency:

- A *cache coherent* system must appear to execute all threads' loads and stores to a *single memory location* in a total order that respects the program order of each thread
- MESI cache coherence protocol ensures SC for processors with caches

Introducing Store Buffers: Out-Of-Order Stores

Out-of-Order Execution

△ performance problem: writes always stall



Out-of-Order Execution

B

A performance problem: writes always stall

Ld[b b==0



Ld

b b==0

Ld[a a==1

Ld[b] b==0



Store Buffers



Abstract Machine Model: defines semantics of memory accesses



- put *each* store into a *store buffer* and continue execution
- Store buffers apply stores in various orders:
 - ► FIFO (Sparc/x86-TSO)
 - unordered (Sparc PSÓ)
- \triangle program order still needs to be observed locally
 - store buffer snoops read channel and
 - on matching address, returns the youngest value in buffer

TSO Model: Formal Spec [SI92] [SHW11, p. 42]



Definition (Total Store Order)

The store order wrt. memory () is total

 $\forall_{a,b \in addr \ i,j \in CPU} \quad (\mathsf{St}_i[a] \sqsubseteq \mathsf{St}_j[b]) \lor (\mathsf{St}_j[b] \sqsubseteq \mathsf{St}_i[a])$

 $\operatorname{St}_i[a] \leq \operatorname{St}_i[b] \Rightarrow \operatorname{St}_i[a] \sqsubseteq \operatorname{St}_i[b]$

🔮 Loads preceding an other operation (wrt. program order $\,\leq$) are embedded into the memory order (\sqsubseteq)

 $\operatorname{Ld}_{i}[a] \leq \operatorname{Op}_{i}[b] \Rightarrow \operatorname{Ld}_{i}[a] \sqsubseteq \operatorname{Op}_{i}[b]$

A load's value is determined by the latest write as observed by the local CPU

 $val(\mathrm{Ld}_{i}[a]) = val(\mathrm{St}_{j}[a] | \mathrm{St}_{j}[a] = \max \left(\{ \mathrm{St}_{k}[a] | \mathrm{St}_{k}[a] \sqsubseteq \mathrm{Ld}_{i}[a] \} \cup \{ \mathrm{St}_{i}[a] | \mathrm{St}_{i}[a] \le \mathrm{Ld}_{i}[a] \} \right)$

Particularly, one ordering property from SC is not guaranteed:

 $\operatorname{St}_i[a] \leq \operatorname{Ld}_i[b] \not\Rightarrow \operatorname{St}_i[a] \sqsubseteq \operatorname{Ld}_i[b]$

Local stores may be observed earlier by local loads then from somewhere else!

Happened-Before Model for TSO



Assume cache A contains: a: S0, b: S0, cache B contains: a: S0, b: S0



TSO in the Wild: x86

The x86 CPU, powering desktops and servers around the world is a common representative of a TSO Memory Model based CPU.

- FIFO store buffers keep quite strong consistency properties
- The major obstacle to Sequential Consistency is

 $\operatorname{St}_i[a] \leq \operatorname{Ld}_i[b] \quad \not\Rightarrow \quad \operatorname{St}_i[a] \sqsubseteq \operatorname{Ld}_i[b]$

- modern x86 CPUs provide the mfence instruction
- mfence orders all memory instructions:

 $Op_i \leq mfence() \leq Op_i' \Rightarrow Op_i \sqsubseteq Op_i'$

- a fence between write and loads gives sequentially consistent CPU behavior (and is as slow as a CPU without store buffer)
- → use fences only when necessary



PSO Model: Formal Spec [SI92] [SHW11, p. 58]



Definition (Partial Store Order)

() The store order wrt. memory (\sqsubseteq) is total

 $\forall_{a,b \in addr \ i,j \in CPU} \quad (\texttt{St}_i[a] \sqsubseteq \texttt{St}_j[b]) \lor (\texttt{St}_j[b] \sqsubseteq \texttt{St}_i[a])$

2 Fenced stores in program order (\leq) are embedded into the memory order (\sqsubseteq)

 $\operatorname{St}_{i}[a] \leq \operatorname{sfence}() \leq \operatorname{St}_{i}[b] \Rightarrow \operatorname{St}_{i}[a] \sqsubseteq \operatorname{St}_{i}[b]$

🗿 Stores to the same address in program order (\leq) are embedded into the memory order (\sqsubseteq)

 $\operatorname{St}_i[a] \leq \operatorname{St}_i[a]' \Rightarrow \operatorname{St}_i[a] \sqsubseteq \operatorname{St}_i[a]'$

🗿 Loads preceding another operation (wrt. program order $\,\leq$) are embedded into the memory order (\sqsubseteq)

 $\operatorname{Ld}_{i}[a] \leq \operatorname{Op}_{i}[b] \Rightarrow \operatorname{Ld}_{i}[a] \sqsubseteq \operatorname{Op}_{i}[b]$

A load's value is determined by the latest write as observed by the local CPU

 $val(\mathrm{Ld}_{i}[a]) = val(\mathrm{St}_{j}[a] \mid \mathrm{St}_{j}[a] = \max \left(\{ \mathrm{St}_{k}[a] \mid \mathrm{St}_{k}[a] \sqsubseteq \mathrm{Ld}_{i}[a] \} \cup \{ \mathrm{St}_{i}[a] \mid \mathrm{St}_{i}[a] \le \mathrm{Ld}_{i}[a] \} \right)$

Now also stores are not guaranteed to be in order any more:

 $\operatorname{St}_i[a] \leq \operatorname{St}_i[b] \not\Rightarrow \operatorname{St}_i[a] \sqsubseteq \operatorname{St}_i[b]$

~ What about sequential consistency for the whole system?

Happened-Before Model for PSO

Thread A	Thread B
a = 1; b = 1;	<pre>while (b == 0) {}; assert(a == 1);</pre>

Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I



Explicit Synchronization: Write Barrier



Overtaking of messages may be desirable and does not need to be prohibited in general.

- generalized store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever a store in front of another operation in one CPU must be observable in this order by a different CPU, an explicit write barrier has to be inserted
 - ► a write barrier marks all current store operations in the store buffer
 - ► the next store operation is only executed when all marked stores in the buffer have completed

Happened-Before Model for Write Barriers



Thread A	Thread B
<pre>a = 1; sfence(); b = 1;</pre>	<pre>while (b == 0) {}; assert(a == 1);</pre>

Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I



Further weakening the model: O-o-O Reads

Relaxed Memory Order

Communication of cache updates is still costly:

- a cache-intense computation can fill up store buffers in CPUs
- \rightsquigarrow waiting for invalidation acknoledgements may still happen
 - invalidation acknoledgements are delayed on busy caches



- immediately acknowledge an invalidation and apply it later
 - put each invalidate message into an *invalidate queue*
 - if a *MESI message* needs to be sent regarding a cache line in the invalidate queue then wait until the line is invalidated
- local loads and stores do *not* consult the invalidate queue
- → What about sequential consistency?



RMO Model: Formal Spec [SI94, p. 290]

MM

Definition (Relaxed Memory Order)

 $igsim online igsim online igsim online igsim online igsim online igsim (\le)$ are embedded into the memory order (\sqsubseteq)

 $\operatorname{Op}_i[a] \leq \operatorname{mfence}() \leq \operatorname{Op}_i[b] \Rightarrow \operatorname{Op}_i[a] \sqsubseteq \operatorname{Op}_i[b]$

2 Stores to the same address in program order (\leq) are embedded into the memory order (\sqsubseteq)

 $\operatorname{Op}_i[a] \leq \operatorname{St}_i[a]' \Rightarrow \operatorname{Op}_i[a] \sqsubseteq \operatorname{St}_i[a]'$

Operations dependent on a load (wrt. dependence \rightarrow) are embedded in the memory order (\sqsubseteq)

 $\operatorname{Ld}_{i}[a] \to \operatorname{Op}_{i}[b] \Rightarrow \operatorname{Ld}_{i}[a] \sqsubseteq \operatorname{Op}_{i}[b]$

igtle M Now we need the notion of dependence ightarrow :

- Memory access to the same address: $\operatorname{St}_i[a] \leq \operatorname{Ld}_i[a] \Rightarrow \operatorname{St}_i[a] \to \operatorname{Ld}_i[a]$
- Register reads are dependent on latest register writes:

 $\mathrm{Ld}_{i}[a]^{\prime\prime} = \max_{a} \left(\mathrm{Ld}_{i}[a]^{\prime} \mid targetreg(\mathrm{Ld}_{i}[a]^{\prime}) = srcreg(\mathrm{St}_{i}[b]) \land \mathrm{Ld}_{i}[a]^{\prime} \leq \mathrm{St}_{i}[b] \right) \implies \mathrm{Ld}_{i}[a]^{\prime\prime} \to \mathrm{St}_{i}[b]$

• Stores within branched blocks are dependent on branch conditionals:

 $(\operatorname{Op}_{i}[a] \leq \operatorname{St}_{i}[b]) \land \operatorname{Op}_{i}[a] \to \operatorname{condbranch} \leq \operatorname{St}_{i}[b] \quad \Rightarrow \quad \operatorname{Op}_{i}[a] \to \operatorname{St}_{i}[b]$

Happened-Before Model for Invalidate Queues



Thread A	Thread B
<pre>a = 1; sfence(); b = 1;</pre>	<pre>while (b == 0) {}; assert(a == 1);</pre>

Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I



Explicit Synchronization: Read Barriers



Read accesses do not consult the invalidate queue.

- might read an out-of-date value
- need a way to establish sequential consistency between writes of other processors and local reads
- insert an explicit read barrier before the read access
 - a read barrier marks all entries in the invalidate queue
 - ▶ the next read operation is only executed once all marked invalidations have completed
- a read barrier *before* each read gives sequentially consistent read behavior (and is as slow as a system without invalidate queue)

→ match each write barrier in one process with a read barrier in another process

Happened-Before Model for Read Barriers





Example: The Dekker Algorithm on RMO Systems

Using Memory Barriers: the Dekker Algorithm



Mutual exclusion of *two* processes with busy waiting.

```
//flag[] is boolean array; and turn is an integer
flag[0] = false;
flag[1] = false;
turn = 0; // or 1
```

```
P0:
flaq[0] = true;
while (flag[1] == true)
 if (turn != 0) {
     flaq[0] = false;
     while (turn != 0) {
      // busv wait
     flaq[0] = true;
turn = 1;
flaq[0] = false;
```

Using Memory Barriers: the Dekker Algorithm



Mutual exclusion of *two* processes with busy waiting.

```
//flag[] is boolean array; and turn is an integer
flag[0] = false;
flag[1] = false;
turn = 0; // or 1
```

```
P0:
flaq[0] = true;
while (flag[1] == true)
 if (turn != 0) {
     flag[0] = false;
     while (turn != 0) {
     // busv wait
     flaq[0] = true;
turn = 1;
flaq[0] = false;
```

```
P1:
flaq[1] = true;
while (flag[0] == true)
 if (turn != 1) {
     flaq[1] = false;
     while (turn != 1) {
      // busv wait
     flag[1] = true;
turn = 0:
flaq[1] = false;
```

Communication via three variables:

- flag[i]==true process P_i wants to enter its critical section
- turn==i process P_i has priority when both want to enter

```
P0:
flaq[0] = true;
while (flag[1] == true)
  if (turn != 0) {
     flaq[0] = false;
     while (turn != 0) {
       // busv wait
     flaq[0] = true;
// critical section
turn = 1;
flaq[0] = false;
```

In process P_i :

• if *P*_{1-*i*} does not want to enter, proceed immediately to the critical section



Communication via three variables:

- flag[i]==true process P_i wants to enter its critical section
- turn==i process P_i has priority when both want to enter

```
P0:
flaq[0] = true;
while (flag[1] == true)
  if (turn != 0) {
     flag[0] = false;
     while (turn != 0) {
       // busv wait
     flaq[0] = true;
// critical section
turn = 1;
flaq[0] = false;
```

In process P_i :

- if *P*_{1-*i*} does not want to enter, proceed immediately to the critical section
- → flag[i] is a *lock* and may be implemented as such



Communication via three variables:

- flag[i]==true process P_i wants to enter its critical section
- turn==i process P_i has priority when both want to enter

```
P0:
flaq[0] = true;
while (flag[1] == true)
  if (turn != 0) {
     flaq[0] = false;
     while (turn != 0) {
       // busv wait
     flaq[0] = true;
// critical section
turn = 1;
flaq[0] = false;
```

In process P_i :

- if *P*_{1-*i*} does not want to enter, proceed immediately to the critical section
- → flag[i] is a *lock* and may be implemented as such
 - if P_{1-i} also wants to enter, wait for turn to be set to i



Communication via three variables:

- flag[i]==true process P_i wants to enter its critical section
- turn==i process P_i has priority when both want to enter

```
PO:
flaq[0] = true;
while (flag[1] == true)
  if (turn != 0) {
     flag[0] = false;
     while (turn != 0) {
       // busv wait
     flaq[0] = true;
// critical section
turn = 1;
flaq[0] = false;
```

In process P_i :

- if *P*_{1-*i*} does not want to enter, proceed immediately to the critical section
- → flag[i] is a *lock* and may be implemented as such
 - if P_{1-i} also wants to enter, wait for turn to be set to i
 - while waiting for turn, reset flag[i] to enable P_{1-i} to progress



Dekker's Algorithm and RMO



Problem: Dekker's algorithm requires sequential consistency. Idea: insert memory barriers between all variables common to both threads.

Dekker's Algorithm and RMO



Problem: Dekker's algorithm requires sequential consistency. Idea: insert memory barriers between all variables common to both threads.

```
P0:
flaq[0] = true;
sfence();
while (lfence(), flag[1] == true)
  if (lfence(), turn != 0) {
     flag[0] = false;
     sfence();
     while (lfence(), turn != 0) {
      // busv wait
     flag[0] = true;
     sfence();
// critical section
turn = 1;
sfence();
flag[0] = false; sfence();
```

• insert a load memory barrier lfence() in front of every read from common variables

Dekker's Algorithm and RMO



Problem: Dekker's algorithm requires sequential consistency. Idea: insert memory barriers between all variables common to both threads.

```
P0:
flaq[0] = true;
sfence();
while (lfence(), flag[1] == true)
  if (lfence(), turn != 0) {
     flag[0] = false;
     sfence();
     while (lfence(), turn != 0) {
      // busv wait
     flag[0] = true;
     sfence();
// critical section
turn = 1;
sfence();
flag[0] = false; sfence();
```

- insert a load memory barrier lfence() in front of every read from common variables
- insert a write memory barrier sfence() after writing a variable that is read in the other thread
Dekker's Algorithm and RMO



Problem: Dekker's algorithm requires sequential consistency. Idea: insert memory barriers between all variables common to both threads.

```
P0:
flaq[0] = true;
sfence();
while (lfence(), flag[1] == true)
  if (lfence(), turn != 0) {
     flag[0] = false;
     sfence();
     while (lfence(), turn != 0) {
      // busv wait
     flag[0] = true;
     sfence();
// critical section
turn = 1;
sfence():
flag[0] = false; sfence();
```

- insert a load memory barrier lfence() in front of every read from common variables
- insert a write memory barrier sfence() after writing a variable that is read in the other thread
- the lfence() of the first iteration of each loop may be combined with the preceding sfence() to an mfence()

Summary: Relaxed Memory Models



Highly optimized CPUs may use a *relaxed memory model*:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences
- → ARM, PowerPC, Alpha, ia-64, even x86 (→ SSE Write Combining)

→ memory barriers are the "lowest-level" of synchronization

Discussion



Memory barriers reside at the lowest level of synchronization primitives.

Discussion



Memory barriers reside at the lowest level of synchronization primitives.

Where are they useful?

- when blocking should not de-schedule threads
- when several processes implement automata and coordinate their transitions via common synchronized variables
- → protocol implementations
- → OS provides synchronization facilities based on memory barriers

Why might they not be appropriate?

- difficult to get right, best suited for specific well-understood algorithms
- often synchronization with locks is as fast and easier
- too many fences are costly if store/invalidate buffers are bottleneck

Memory Models and Compilers



Before Optimization

```
int x = 0;
for (int i=0;i<100;i++) {
    x = 1;
    printf("%d",x);
}
```

Memory Models and Compilers



Before Optimization

```
int x = 0;
for (int i=0;i<100;i++) {
    x = 1;
    printf("%d",x);
}</pre>
```

After Optimization

```
int x = 1;
for (int i=0;i<100;i++) {
    printf("%d",x);
}</pre>
```

Standard Program Optimizations

comprises loop-invariant code motion and dead store elimination, e.g.

Memory Models and Compilers



Before Optimization

```
int x = 0;
for (int i=0;i<100;i++) {
    x = 1;
    printf("%d",x);
}</pre>
```

After Optimization

```
int x = 1;
for (int i=0;i<100;i++) {
    printf("%d",x);
}</pre>
```

Standard Program Optimizations

comprises loop-invariant code motion and dead store elimination, e.g.

A having another thread executing x = 0; changes observable behaviour depending on optimizing or not

→ Compiler also depends on consistency guarantees → Demand for Memory Models on language level

Memory Models and C-Compilers



Keeping semantics I

```
int x = 0;
for (int i=0;i<100;i++) {
    sfence();
    x = 1;
    printf("%d",x);
}</pre>
```

Memory Models and C-Compilers



Keeping semantics I

```
int x = 0;
for (int i=0;i<100;i++) {
    sfence();
    x = 1;
    printf("%d",x);
}</pre>
```

Keeping semantics II

```
volatile int x = 0;
for (int i=0;i<100;i++) {
    x = 1;
    printf("%d",x);
}
```

- Compilers may also reorder store instructions
- Write barriers keep the compiler from reordering across
- The specification of volatile keeps the *C-Compiler* from reordering memory accesses to this address

Memory Models and C-Compilers



Keeping semantics I

```
int x = 0;
for (int i=0;i<100;i++) {
    sfence();
    x = 1;
    printf("%d",x);
}</pre>
```

Keeping semantics II

```
volatile int x = 0;
for (int i=0;i<100;i++) {
    x = 1;
    printf("%d",x);
}
```

- Compilers may also reorder store instructions
- Write barriers keep the compiler from reordering across
- The specification of volatile keeps the *C-Compiler* from reordering memory accesses to this address
- Java-Compilers even generate barriers around accesses to volatile variables

Summary



Learning Outcomes

- Strict Consistency
- e Happened-before Relation
- Sequential Consistency
- The MESI Cache Model
- TSO: FIFO store buffers
- PSO: store buffers
- RMO: invalidate queues
- Reestablishing Sequential Consistency with memory barriers
- O Dekker's Algorithm for Mutual Exclusion

Future Many-Core Systems: NUMA



Many-Core Machines' Read Responses congest the bus

In that case: Intel's *MESI*F (Forward) to reduce communication overhead.

- But in general, Symmetric multi-processing (SMP) has its limits:
 - a memory-intensive computation may cause contention on the bus
 - the speed of the bus is limited since the electrical signal has to travel to all participants
 - point-to-point connections are faster than a bus, but do not provide possibility of forming consensus

Future Many-Core Systems: NUMA



Many-Core Machines' Read Responses congest the bus

In that case: Intel's *MESI*F (Forward) to reduce communication overhead.

- But in general, Symmetric multi-processing (SMP) has its limits:
 - a memory-intensive computation may cause contention on the bus
 - the speed of the bus is limited since the electrical signal has to travel to all participants
 - point-to-point connections are faster than a bus, but do not provide possibility of forming consensus

Future Many-Core Systems: NUMA



Many-Core Machines' Read Responses congest the bus

In that case: Intel's *MESI*F (Forward) to reduce communication overhead.

But in general, Symmetric multi-processing (SMP) has its limits:

- a memory-intensive computation may cause contention on the bus
- the speed of the bus is limited since the electrical signal has to travel to all participants
- point-to-point connections are faster than a bus, but do not provide possibility of forming consensus
- → use a bus locally, use point-to-point links globally: NUMA
 - non-uniform memory access partitions the memory amongst CPUs
 - a directory states which CPU holds a memory region
 - Interprocess communication between Cache-Controllers (*ccNUMA*): onchip on Opteron or in chipset on Itanium

Overhead of NUMA Systems

Communication overhead in a NUMA system.



- Processors in a NUMA system may be fully or partially connected.
- The directory of who stores an address is partitioned amongst processors.
- A cache miss that cannot be satisfied by the local memory at *A*:
 - *A* sends a retrieve request to processor *B* owning the directory
 - *B* tells the processor *C* who holds the content
 - *C* sends data (or status) to *A* and sends acknowledge to *B*
- B completes transmission by an acknowledge to A

source: [Int09]

References





An introduction to the intel quickpath interconnect. Technical Report 320412, 2009.



Leslie Lamport.

Time, Clocks, and the Ordering of Events in a Distributed System. *Commun. ACM*, 21(7):558–565, July 1978.



Paul E. McKenny.

Memory Barriers: a Hardware View for Software Hackers. Technical report, Linux Technology Center, IBM Beaverton, June 2010.



Mark S. Papamarcos and Janak H. Patel.

A low overhead coherence solution for multiprocessors with private cache memories. In In Proc. 11th ISCA, pages 348–354, 1984.



Daniel J. Sorin, Mark D. Hill, and David A. Wood. *A Primer on Memory Consistency and Cache Coherence*. Moroan & Claypool Publishers. 1st edition. 2011.



CORPORATE SPARC International, Inc. The SPARC Architecture Manual: Version 8. Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1992.



CORPORATE SPARC International, Inc. The SPARC Architecture Manual (Version 9). Prentice-Hall, Inc., Upper Saddle River, NJ, USA, 1994.

Cache Coherence vs. Memory Consistency Models



- Sequential Consistency specifies that the system must appear to execute all threads' loads and stores to all memory locations in a total order that respects the program order of each thread
- A *cache coherent* system must appear to execute all threads' loads and stores to a *single memory location* in a total order that respects the program order of each thread

All discussed memory models (SC, TSO, PSO, RMO) provide cache coherence!