

Code Synthesis

Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- a semantics of the machine instructions
- \rightsquigarrow we commence by specifying machine instruction semantics

Code Synthesis

Chapter 1: The Register C-Machine

The Register C-Machine (R-CMa)

We generate Code for the Register C-Machine. The Register C-Machine is a virtual machine (VM).

- there exists no processor that can execute its instructions
- ... but we can build an interpreter for it
- we provide a visualization environment for the R-CMa
- the R-CMa has no double, float, char, short or long types
- the R-CMa has no instructions to communicate with the operating system
- the R-CMa has an unlimited supply of registers

The R-CMa is more realistic than it may seem:

- the mentioned restrictions can easily be lifted
- the Dalvik VM/ART or the LLVM are similar to the R-CMa
- an interpreter of R-CMa can run on any platform


Virtual Machines

A virtual machine has the following ingredients:

- any virtual machine provides a set of instructions
- instructions are executed on virtual hardware
- the virtual hardware is a collection of data structures that is accessed and modified by the VM instructions
- ... and also by other components of the run-time system, namely functions that go beyond the instruction semantics
- the interpreter is part of the run-time system

Components of a Virtual Machine

Consider Java as an example:



A virtual machine such as the Dalvik VM has the following structure:

- S: the data store a memory region in which cells can be stored in LIFO order stack.
- SP: (
 stack pointer) pointer to the last used cell in S
- beyond S follows the memory containing the heap
- C is the memory storing code
 - each cell of C holds exactly one virtual instruction
 - C can only be read
- PC ($\stackrel{c}{=}$ program counter) address of the instruction that is to be executed next
- PC contains 0 initially

Executing a Program

- the machine loads an instruction from C[PC] into the instruction register IR in order to execute it
- before evaluating the instruction, the PC is incremented by one

```
while (true) {
    IR = C[PC]; PC++;
    execute (IR);
}
```

- node: the PC must be incremented before the execution, since an instruction may modify the PC
- the loop is exited by evaluating a halt instruction that returns directly to the operating system

Code Synthesis

Chapter 2: Generating Code for the Register C-Machine

Simple Expressions and Assignments in R-CMa

Task: evaluate the expression (1 + 7) * 3 that is, generate an instruction sequence that

- computes the value of the expression and
- keeps its value accessible in a reproducable way


Idea:

- first compute the value of the sub-expressions
- store the intermediate result in a temporary register
- apply the operator
- loop

Principles of the R-CMa

The R-CMa is composed of a stack, heap and a code segment, just like the JVM; it additionally has register sets:

- *local* registers are $R_1, R_2, \ldots R_i, \ldots$
- *global* register are $R_0, R_{-1}, \ldots R_j, \ldots$



The Register Sets of the R-CMa

The two register sets have the following purpose:

• the *local* registers R_i

- save temporary results
- store the contents of local variables of a function
- can efficiently be stored and restored from the stack

(2) the *global* registers R_i

- save the parameters of a function
- store the result of a function

Note:

for now, we only use registers to store temporary computations

Idea for the translation: use a register counter *i*:

- registers R_j with j < i are *in use*
- registers R_j with $j \ge i$ are *available*

Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction	semantics	intuition
loadc $R_i c$	$R_i = c$	load constant
move $R_i R_j$	$R_i = R_j$	copy R_j to R_i

We define the following translation schema (with $\rho x = a$):

$$\operatorname{code}_{\mathrm{R}}^{i} c \rho = \operatorname{loadc} R_{i} c$$
$$\operatorname{code}_{\mathrm{R}}^{i} x \rho = \operatorname{move} R_{i} R_{a}$$
$$\operatorname{code}_{\mathrm{R}}^{i} x = e \rho = \operatorname{code}_{\mathrm{R}}^{i} e \rho$$
$$\operatorname{move} R_{a} R_{i}$$

Translation of Expressions

Let $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$. The R-CMa provides an instruction for each operator op.

op $R_i R_j R_k$

where R_i is the target register, R_j the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\operatorname{code}_{\mathrm{R}}^{i} e_{1} \operatorname{op} e_{2} \rho = \operatorname{code}_{\mathrm{R}}^{i} e_{1} \rho$$
$$\operatorname{code}_{\mathrm{R}}^{i+1} e_{2} \rho$$
$$\operatorname{op} R_{i} R_{i} R_{i+1}$$

Example: Translate $3 \star 4$ with i = 4:

$$\operatorname{code}_{\mathrm{R}}^{4} 3 \star 4 \rho = \operatorname{code}_{\mathrm{R}}^{4} 3 \rho$$
$$\operatorname{code}_{\mathrm{R}}^{4} 3 \star 4 \rho = \operatorname{loadc} R_{4} 3$$
$$\operatorname{loadc} R_{5} 4$$
$$\operatorname{mul} R_{4} R_{4} R_{4}$$

Managing Temporary Registers

Observe that temporary registers are re-used: translate 3 * 4 + 3 * 4 with t = 4:

$$\operatorname{code}_{\mathrm{R}}^{4} 3 * 4 + 3 * 4 \rho = \operatorname{code}_{\mathrm{R}}^{4} 3 * 4 \rho$$
$$\operatorname{code}_{\mathrm{R}}^{5} 3 * 4 \rho$$
$$\operatorname{add} R_{4} R_{4} R_{5}$$

where

$$\operatorname{code}_{\mathrm{R}}^{i} 3 \star 4 \rho = \operatorname{loadc} R_{i} 3$$

loadc $R_{i+1} 4$
mul $R_{i} R_{i} R_{i+1}$

we obtain

$$\operatorname{code}_{\mathrm{R}}^{4} 3 * 4 + 3 * 4 \rho = \operatorname{loadc} R_{4} 3$$
$$\operatorname{loadc} R_{5} 4$$
$$\operatorname{mul} R_{4} R_{4} R_{5}$$
$$\operatorname{loadc} R_{5} 3$$
$$\operatorname{loadc} R_{6} 4$$
$$\operatorname{mul} R_{5} R_{5} R_{6}$$
$$\operatorname{add} R_{4} R_{4} R_{5}$$

Semantics of Operators

The operators have the following semantics:

add $R_i R_j R_k$ $R_i = R_i + R_k$ sub $R_i R_j R_k$ $R_i = R_j - R_k$ div $R_i R_j R_k$ $R_i = R_j/R_k$ $\operatorname{mul} R_i R_j R_k \qquad R_i = R_j * R_k$ mod $R_i R_j R_k$ $R_i = signum(R_k) \cdot k$ with $|R_i| = n \cdot |R_k| + k \wedge n > 0, 0 < k < |R_k|$ le $R_i R_j R_k$ $R_i = \text{if } R_i < R_k$ then 1 else 0 gr $R_i R_j R_k$ $R_i = \text{if } R_j > R_k \text{ then } 1 \text{ else } 0$ eq $R_i R_j R_k$ $R_i = \text{if } R_j = R_k$ then 1 else 0 leq $R_i R_j R_k$ $R_i = \text{if } R_j \leq R_k$ then 1 else 0 geq $R_i R_j R_k$ $R_i = \text{if } R_i > R_k$ then 1 else 0 and $R_i R_j R_k$ $R_i = R_j \& R_k$ // bit-wise and or $R_i R_j R_k$ $R_i = R_i | R_k$ // bit-wise or

Note: all registers and memory cells contain operands in Z

Translation of Unary Operators

Unary operators $op = \{neg, not\}$ take only two registers:

```
\operatorname{code}_{\mathrm{R}}^{i} \operatorname{op} e \rho = \operatorname{code}_{\mathrm{R}}^{i} e \rho
op R_{i} R_{i}
```

Note: We use the same register.

```
Example: Translate -4 into R_5:
```

$$\begin{array}{rcl} \operatorname{code}_{\mathrm{R}}^{5} & -4 & \rho & = & \operatorname{code}_{\mathrm{R}}^{5} & 4 & \rho \\ \operatorname{code}_{\mathrm{R}}^{5} & -4 & \rho & = & \operatorname{loadc} R_{5} & 4 \\ & & \operatorname{neg} R_{5} & R_{5} \end{array}$$

The operators have the following semantics:

not $R_i R_j$ $R_i \leftarrow \text{if } R_j = 0$ then 1 else 0 neg $R_i R_j$ $R_i \leftarrow -R_j$ Let ρ = {x → 1, y → 2, z → 3} be the address environment.
Let R₄ be the first free register, that is, i = 4.

 $\operatorname{code}^{4} x = y + z * 3 \rho = \operatorname{code}^{4}_{\mathrm{R}} y + z * 3 \rho$ $\operatorname{move} R_{1} R_{4}$ $\operatorname{code}^{4}_{\mathrm{R}} y + z * 3 \rho = \operatorname{move} R_{4} R_{2}$ $\operatorname{code}^{5}_{\mathrm{R}} z * 3 \rho$ $\operatorname{add} R_{4} R_{4} R_{5}$ $\operatorname{code}^{5}_{\mathrm{R}} z * 3 \rho = \operatorname{move} R_{5} R_{3}$ $\operatorname{code}^{6}_{\mathrm{R}} 3 \rho$ $\operatorname{mul} R_{5} R_{5} R_{6}$ $\operatorname{code}^{6}_{\mathrm{R}} 3 \rho = \operatorname{loadc} R_{6} 3$

 \rightarrow the assignment x=y+z * 3 is translated as

move R_4 R_2 ; move R_5 R_3 ; loade R_6 3; mul R_5 R_5 R_6 ; add R_4 R_4 R_5 ; move R_1 R_4

Code Synthesis

Chapter 3: Statements and Control Structures

About Statements and Expressions

General idea for translation: $\begin{array}{c} \dot{\operatorname{code}}^i s \rho & \vdots & \text{generate code for statement } s \\ \dot{\operatorname{code}}^i_{\mathrm{R}} e \rho & \vdots & \text{generate code for expression } e \text{ into } R_i \end{array}$ Throughout: $i, i + 1, \ldots$ are free (unused) registers

For an *expression* x = e with $\rho x = a$ we defined:

$$\operatorname{code}_{\mathrm{R}}^{i} x = e \ \rho = \operatorname{code}_{\mathrm{R}}^{i} e \ \rho$$

move $R_{a} \ R$

However, x = e; is also an *expression statement*:
Define:

$$\operatorname{code}^{i} e_{1} = e_{2}; \ \rho = \operatorname{code}_{\mathrm{R}}^{i} e_{1} = e_{2} \ \rho$$

The temporary register R_i is ignored here. More general:

$$\operatorname{code}^{i} e; \ \rho = \operatorname{code}_{\mathrm{R}}^{i} e \ \rho$$


• Observation: the assignment to e_1 is a side effect of the evaluating the expression $e_1 = e_2$.

The code for a sequence of statements is the concatenation of the instructions for each statement in that sequence:

Note here: s is a statement, ss is a sequence of statements




In order to diverge from the linear sequence of execution, we need jumps:



Conditional Jumps

A conditional jump branches depending on the value in R_i :



if $(R_i == 0) PC = A;$

Simple Conditional


We first consider $s \equiv if$ (c) ss. ...and present a translation without basic blocks.

Idea:

 \bullet emit the code of c and ss in sequence

• insert a jump instruction in-between, so that correct control flow is ensured


$$\operatorname{code}^{i} s \rho = \operatorname{code}_{R}^{i} c \rho$$
$$\operatorname{jumpz} R_{i} A$$
$$\operatorname{code}^{i} s s \rho$$
$$A : \dots$$




General Conditional



Translation of if (c) tt else ee.





Example for if-statement

Let $\rho = \{x \mapsto 4, y \mapsto 7\}$ and let *s* be the statement if $(x>y) \{ /* (i) */$ x = x - y; /* (ii) */ $\}$ else { y = y - x; /* (iii) */ $\}$


Then $code^i s \rho$ yields:

Iterating Statements

We only consider the loop $s \equiv$ while (e) s'. For this statement we define:

$$\operatorname{code}^{i} \operatorname{while}(e) s \rho = A : \operatorname{code}_{\mathrm{R}}^{i} e \rho$$

 $\operatorname{jumpz} R_{i} B$
 $\operatorname{code}^{i} s \rho$
 $\operatorname{jump} A$
 $B :$



Example: Translation of Loops

Let $\rho = \{a \mapsto 7, b \mapsto 8, c \mapsto 9\}$ and let *s* be the statement: while (a>0) { /* (i) */ c = c + 1; /* (ii) */ a = a - b; /* (iii) */ }

Then $code^i \ s \ \rho$ evaluates to:

(i)		(ii)		(iii)	
A:	move $R_i R_7$		move $R_i R_9$		move $R_i R_7$
	loadc R_{i+1} 0		loadc R_{i+1} 1		move $R_{i+1} R_8$
	$\operatorname{gr} R_i \ R_i \ R_{i+1}$		add $R_i R_i R_{i+1}$		$\operatorname{sub} R_i R_i R_{i+1}$
	jumpz $R_i B$		move $R_9 R_i$		move $R_7 R_i$
					jump A

for-Loops

The for-loop $s \equiv$ for $(e_1; e_2; e_3) s'$ is equivalent to the statement sequence e_1 ; while $(e_2) \{s' e_3; \}$ – as long as s' does not contain a **continue** statement.

Thus, we translate:

$$\operatorname{code}^{i} \operatorname{for}(e_{1}; e_{2}; e_{3}) s \rho = \operatorname{code}_{\mathrm{R}}^{i} e_{1} \rho$$

$$A : \operatorname{code}_{\mathrm{R}}^{i} e_{2} \rho$$

$$\operatorname{jumpz}_{i} R_{i} B$$

$$\operatorname{code}^{i} s \rho$$

$$\operatorname{code}_{\mathrm{R}}^{i} e_{3} \rho$$

$$\operatorname{jump}_{i} A$$

$$B :$$

The switch-Statement

Idea:

- Suppose choosing from multiple options in *constant time* if possible
- use a jump table that, at the *i*th position, holds a jump to the *i*th alternative
- in order to realize this idea, we need an *indirect jump* instruction



 $\mathsf{PC} = \mathsf{A} + \frac{R_i}{R_i};$

Consecutive Alternatives

Let **switch** s be given with k consecutive **case** alternatives:

```
switch (e) {
         case 0: s_0; break;
          •
         case k-1: s_{k-1}; break;
         default: s_k; break;
                                \operatorname{code}^{i} s \rho = \operatorname{code}_{\mathrm{B}}^{i} e \rho
                                                    check^i \ 0 \ k \ B = B : jump \ A_0
                                              A_0: \operatorname{code}^i s_0 \rho : :
Define code^i s \rho as follows:
                                                     jump C
                                                                                jump A_k
                                                : :
                                                                           C:
                                              A_k: code<sup>i</sup> s_k \rho
                                                     jump C
```

 $check^i \ l \ u \ B$ checks if $l \leq R_i < u$ holds and jumps accordingly.

Translation of the $check^i$ Macro

The macro *check*^{*i*} l u B checks if $l \leq R_i < u$. Let k = u - l. • if $l \leq R_i < u$ it jumps to $B + R_i - l$ • if $R_i < l$ or $R_i \geq u$ it jumps to A_k we define:

 $check^{i} \ l \ u \ B = loadc \ R_{i+1} \ l$ $geq \ R_{i+2} \ R_{i} \ R_{i+1}$ $jumpz \ R_{i+2} \ E \qquad B: jump \ A_{0}$ $sub \ R_{i} \ R_{i} \ R_{i+1} \qquad \vdots \qquad \vdots$ $loadc \ R_{i+1} \ k \qquad jump \ A_{k}$ $geq \ R_{i+2} \ R_{i} \ R_{i+1} \qquad jump \ A_{k}$ $jumpz \ R_{i+2} \ D \qquad C:$ $E: loadc \ R_{i} \ k$ $D: jumpi \ R_{i} \ B$

Note: a jump jumpi R_i B with $R_i = u$ winds up at B + u, the default case

This translation is only suitable for *certain* switch-statement.

- In case the table starts with 0 instead of u we don't need to subtract it from e before we use it as index
- if the value of e is guaranteed to be in the interval [l, u], we can omit *check*

General translation of switch-Statements

In general, the values of the various cases may be far apart:

- generate an if-ladder, that is, a sequence of if-statements
- for *n* cases, an *if*-cascade (tree of conditionals) can be generated $\rightsquigarrow O(\log n)$ tests
- \bullet if the sequence of numbers has small gaps (\leq 3), a jump table may be smaller and faster
- one could generate several jump tables, one for each sets of consecutive cases
- an if cascade can be re-arranged by using information from *profiling*, so that paths executed more frequently require fewer tests

Code Synthesis

Chapter 4: Functions

Ingredients of a Function

The definition of a function consists of

- a name with which it can be called;
- a specification of its formal parameters;
- possibly a result type;
- a sequence of statements.

In C we have:

$$\operatorname{code}_{R}^{i} f \rho = \operatorname{loadc} R_{i} f$$
 with f starting address of f


Observe:

- function names must have an address assigned to them
- since the size of functions is unknown before they are translated, the addresses of forward-declared functions must be inserted later

Memory Management in Functions

At run-time several instances may be active, that is, the function has been called but has not yet returned.

The recursion tree in the example:



Memory Management in Function Variables


The formal parameters and the local variables of the various instances of a function must be kept separate

Idea for implementing functions:

- set up a region of memory each time it is called
- in sequential programs this memory region can be allocated on the stack
- thus, each instance of a function has its own region on the stack
- these regions are called stack frames

Organization of a Stack Frame

- stack representation: grows upwards
- SP points to the last used stack cell



• FP $\widehat{=}$ frame pointer: points to the last organizational cell

used to recover the previously active stack frame

Split of Obligations

Definition

Let f be the current function that calls a function g.

- f is dubbed caller
- g is dubbed callee


The code for managing function calls has to be split between caller and callee. This split cannot be done arbitrarily since some information is only known in that caller or only in the callee.

Observation:

The space requirement for parameters is only know by the caller: Example: $\tt printf$

Principle of Function Call and Return

actions taken on entering *q*:



- 2.restore FP. SP
- return to the call site in f, 3. that is, restore PC
- restore the caller-save registers 4.



Managing Registers during Function Calls

The two register sets (global and local) are used as follows:

- automatic variables live in *local* registers R_i
- intermediate results also live in *local* registers *R_i*
- parameters live in *global* registers R_i (with $i \leq 0$)
- global variables: let's suppose there are none convention:
 - the *i* th argument of a function is passed in register R_{-i}
 - the result of a function is stored in R_0
 - local registers are saved before calling a function

Definition

Let f be a function that calls g. A register R_i is called

- *caller-saved* if f backs up R_i and g may overwrite it
- *callee-saved* if f does not back up R_i , and g must restore it before returning

Translation of Function Calls

A function call $g(e_1, \ldots, e_n)$ is translated as follows: $\operatorname{code}_{\mathrm{B}}^{i} \mathbf{g}(e_{1}, \ldots, e_{n}) \rho = \operatorname{code}_{\mathrm{B}}^{i} \mathbf{g} \rho$ $\operatorname{code}_{\mathbf{p}}^{i+1} e_1 \rho$ $: \\ \operatorname{code}_{\mathrm{B}}^{i+n} e_n \rho$ move R_{-1} R_{i+1} move $R_{-n} R_{i+n}$ saveloc $R_1 R_{i-1}$ mark call R_i restoreloc $R_1 R_{i-1}$ New instructions: move $R_i R_0$ • saveloc R_i R_j pushes the registers $R_i, R_{i+1} \dots R_j$ onto the stack • mark backs up the organizational cells • call R_i calls the function at the address in R_i • restoreloc R_i R_j pops $R_i, R_{i-1}, \ldots, R_i$ off the stack

Rescuing the FP

The instruction mark allocates stack space for the return value and the organizational cells and backs up FP.



$$S[SP+1] = FP;$$

 $SP = SP + 1;$

Calling a Function

The instruction call rescues the value of PC+1 onto the stack and sets FP and PC.



SP = SP+1; S[SP] = PC; FP = SP; PC = Ri;

Result of a Function

The global register set is also used to communicate the result value of a function:

```
\operatorname{code}^{i} \operatorname{return} e \rho = \operatorname{code}_{\mathrm{R}}^{i} e \rho
move R_{0} R_{i}
return
```

alternative without result value:


 $\operatorname{code}^i \operatorname{return} \rho = \operatorname{return}$

global registers are otherwise not used inside a function body:

- advantage: at any point in the body another function can be called without backing up global registers
- disadvantage: on entering a function, all *global* registers must be saved

Return from a Function

The instruction return relinquishes control of the current stack frame, that is, it restores PC and FP.



Translation of Functions

The translation of a function is thus defined as follows:

```
\operatorname{code}^{1} t_{r} f(args) \{ decls \ ss \} \rho = \operatorname{move} \frac{R_{l+1}}{R_{-1}} R_{-1}
\vdots
\operatorname{move} \frac{R_{l+n}}{R_{-n}} R_{-n}
\operatorname{code}^{l+n+1} ss \rho'
return
```

Assumptions:

- the function has n parameters
- the local variables are stored in registers $R_1, \ldots R_l$
- the parameters of the function are in $R_{-1}, \ldots R_{-n}$
- ρ' is obtained by extending ρ with the bindings in *decls* and the function parameters *args*
- return is not always necessary

Are the move instructions always necessary?

Translation of Whole Programs

A program $P = F_1; \ldots F_n$ must have a single main function.

```
\operatorname{code}^{1} P \rho = \operatorname{loadc} R_{1} \operatorname{main} \\ \operatorname{mark} \\ \operatorname{call} R_{1} \\ \operatorname{halt} \\ f_{1} : \operatorname{code}^{1} F_{1} \rho \oplus \rho_{f_{1}} \\ \vdots \\ f_{n} : \operatorname{code}^{1} F_{n} \rho \oplus \rho_{f_{n}} \end{array}
```

Assumptions:

• $\rho = \emptyset$ assuming that we have no global variables

• ρ_{f_i} contain the addresses of the functions up to f_i

• $\rho_1 \oplus \rho_2 = \lambda x \cdot \begin{cases} \rho_2(x) & \text{if } x \in \text{dom}(\rho_2) \\ \rho_1(x) & \text{otherwise} \end{cases}$

Translation of the $_{\mbox{fac}}$ -function

Consider:

```
int fac(int x) {
 if (x <= 0)
   return 1;
 else
   return x*fac(x-1);
 fac:
       move R_1 R_{-1} save param.
i=2
       move R_2 R_1 if (x \le 0)
       loade R_3 0
       leq R_2 R_2 R_3
       jumpz R_2 A
                     to else
        loadc R_2 1 return 1
       move R_0 R_2
       return
                     code is dead
       jump B
```

A: move $R_2 R_1$ x*fac(x-1) i = 3 loade R_3 fac $i = 4 \mod R_4 R_1$ x-1 i = 5 loade R_5 1 i = 6 sub $R_4 R_4 R_5$ i = 5 move $R_{-1} R_4$ fac (x-1) i = 3 saveloc $R_1 R_2$ mark call R_3 restoreloc R_1 R_2 move $R_3 R_0$ i = 4mul $R_2 R_2 R_3$ i = 3move $R_0 R_2$ return X*... return B: return